Aggressive Packet Combining (APC) scheme is well established in literature for receiving correct packet in high error prone wireless link. Several modifications were earlier studied elsewhere for improving throughput and decreasing latency. In APC three copies of a packet are transmitted and receiver does bit wise majority decision to get correct copy. Main research challenge of the APC is if two or more copies of the packet become erroneous at a particular bit location(s) the operation of the majority logic fails to correct the error. To address the above drawback of the APC, three new modifications of APC are proposed in this paper. The proposed techniques are found to provide better throughput & high error correction probability.
INTRODUCTION
Reliable transport of data from a sender to a receiver is a research challenge. Basic technique for the same is either BEC (backward error correction) or FEC (forward error correction) [1] [2] [3] [4] [5] . Many different studies [3-5, 8, 15] have conclusively established that BEC is more appropriate for wired transport where as FEC for wireless transport. Wireless is of high bit error rate that calls for application of FEC in order to avoid delay in transportation. Leung [7] proposed an idea of Aggressive Packet Combining scheme (APC) for error control in wireless networks with the basic objective of fast error control in relatively higher noisy wireless networks. In order to combat errors in computer/ data communication networks, ARQ (Automatic Repeat Request) techniques [1] [2] [3] [4] [5] with various modifications as applicable to in various communication environments are used. APC is well established and studied elsewhere [3] [4] [5] [6] [7] [8] [9] [10] .Several modifications of APC are also reported elsewhere [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] . The modifications are due to increasing throughput, tackling various error syndromes and enhancing fast correction. In APC and/ or modified APCs, two or more copies of the packets are transmitted. Copies received by the receiver either error free or erroneous are used in receiver to correct errors by applying Packet Combining schemes differently in different situations. However in original APC, if an error occurs at same locations of erroneous packets, the application of the majority logic as in original APC fails to correct the error. To address the stated problem of APC we propose two new protocols of APC. Analytical results establish that the proposed new schemes are superior to original APC.
REVIEW OF PACKET COMBING SCHEME
Chakrabotry [11] suggested a very simple and elegant technique known as packet combining scheme (PC) where the receiver will correct limited error, one or two bit error, from the received erroneous copies. Assume an original packet "10101010" is transmitted between a sender and a receiver. The packet erroneously received by the receiver is "00101010". The receiver requests for retransmission of the packet and keeps the copy that has been received erroneously as well. The transmitter retransmits the packet, but again the packet is received by the receiver erroneously as "11101010". Chakraborty suggested that the receiver can correct the error by using two erroneous copies. After making a bit wise XOR operation between erroneous copies, the receiver can locate the error position. The operation can be identified by an example given below:
First erroneous copy = 00101010
Second erroneous copy = 11101010 XOR 11000000
The error locations are identified as first and/or second bit from left. Chakraborty suggested that the receiver can apply the brute method to correct error by changing received "1" to "0" or vice versa on the received copies followed by the application of error decoding method in use. In the example the average number of brute application will be ½ and in general 2 n-1 if n bits are found in error. Several modifications of PC have been studied elsewhere [12] [13] by Bhunia.
REVIEW OF CONVENTIONAL APC
Aggressive packet combining scheme is a modification of MjPc (Majority Packet Combining) [14] .To illustrate APC it is assumed that an original packet 10101010 is transmitted between a sender and a receiver. In Aggressive Packet combining Scheme (APC) the three copies of packet are sent for each packet between a source and a destination. The majority logic is applied bit to bit on three copies of packet. In table: (1) we have shown different possibilities of APC. In Case (1) there is no error in transmitted three copies. In Case (2) receiver receives two copies of correct packet and one copy with an error, so the correction is possible by majority logic. In Case (3) and Case (4) errors are present in two or more copies in which case correction is not possible.
International Journal of Computer Applications (0975 -8887)
Volume 81 -No5, November 2013 
NEW BASIC IDEA
Scheme 1: In the original APC, three copies of a packet are transmitted sequentially. We assume these three copies are CP1, CP2 and CP3. As per our protocol we will have to transmit CP1 normally and being received by the receiver erroneously with error say in 1st bit location. CP2 will be generated as: CP2 = previously received correct copy (a copy is retained by transmitter) ⊕ present copy to be transmits and generated CP2 is then sent. CP3 will be generated as: shifting of CP2 left with n/2 times where n is the packet size. For both cases in CP2 and CP3 the receiver will apply reverse process. Above protocol explained thoroughly with different examples; I) suppose original packet is "00010011" and previous packet is "10101010". As per proposed scheme CP1will have to transmit as it is and being received by the receiver erroneously in 1st bit location "10010011". CP2 will be transmitted after XORed with previous packet (00010011 XOR 10101010 = 10111001), here we are transmitting "10111001" being received by the receiver as without error and receiver will do reverse process to get "00010011. After that we will be transmitted CP3 as per CP2 but after half bit exchanged form like instead of "10111001" we will have to send "10011011" and received by the receiver erroneously in 1st bit as " 00011011". Receiver will do reverse to get back "00011011". So three copies at receiver side are;
CP1-------10010011 CP2-------00010011 CP3-------00011011 -------------------------------------
00010011, after majority logic we are able to get back original copy by this proposed scheme but in normal APC this won't be possible because we have got error in more than one in same bit location. II) Suppose original packet is "00110101" and previous packet is "00010011", as per proposed scheme; CP1 (01010111) CP2 (11010111) CP3 (11011111) -
--------------------------
11010111, original packet after majority logic.
Scheme 2:
In the conventional APC, three copies of a packet are transmitted sequentially in a single path, here we are proposing to transmit three copies of a packet in three different path or two copies in a single path and one copy in another path. Under this new scheme probability of error (E) in packet are given below;
Case 1: Three copies each of "n" bits in a single path:
Case 2: Two copies each of "n" bits in a single path and another copy of "n" bits in another path:
Case 3: Single copy each of "n" bits is in a single individual path: 
Fig (1): Probability of error in packet comparison for different values of BER (α).
Scheme 3: In the original APC, three copies of a packet are transmitted sequentially. One modification of APC(MAPC) namely Bitwise repetition [16] , under that scheme instead of sending three copies of a packet one after another from the source to the receiver like conventional APC, we are repeating each bit location three times one after another and sending from the source to the receiver. At receiver side receiver applies majority logic with every successive three bits to find out the correct packet. Say an original packet is:"11011101" and we are sending this packet under proposed scheme like; 111111000111111111000111 from the source to the receiver. At the time of transmission in channel due to error data stream is changed, new data stream will be;
110111000111111111010111 at receiver end receiver will try to correct the packet by applying majority logic with three successive bits. (Error location is marked in boldface).
110 -1, 111-1, 000 -0, 111-1, 111-1, 111-1, 010-0, 111-1, so ultimate corrected packet will be "11011101". Numerically it has been proved that conventional APC is good for Burst Error (BE) and modified APC (Bitwise repetition) is good for Random Error (RE). So we are proposing a new scheme which will be an adaptive technique to control. As per our new technique initially sender sends packets under bitwise repetition (modified APC) until its gets a negative acknowledgement from the receiver. When sender gets negative acknowledgement from the receiver, sender switch to conventional APC for transmission of packets until it gets negative acknowledgement. System will switch its transmission under these two schemes with every negative acknowledgement.
Fig (2)
: operation of scheme 3.
ANALYSIS
As per analysis and examples cited, scheme 1 offers better correction capability over conventional APC. The fig (1) conclusively establishes that APC implement in 2 paths/ 3 paths is more reliable than normal APC. In scheme 3, a protocol is proposed to tackle both random and burst error in the link that normal APC does not do.
CONCLUSIONS
In this paper, three new schemes of APC are proposed & studied. These schemes provide better correction capability. Numerical studies duly establish the superiority of proposed techniques over normal APC. Simulation study will be made in future research. 
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